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Abstract—A fast transient current-mode buck-
boost DC-DC converter for portable devices is 
presented. Running at 1 MHz the converter pro-
vides stable 3 V from a 2.7 V to 4.2 V Li-Ion bat-
tery. A small voltage under-/overshoot is achieved 
by fast transient techniques: (1) adaptive pulse 
skipping (APS) and (2) adaptive compensation 
capacitance (ACC). The proposed converter was 
implemented in a 0.25 μm CMOS technology. Load 
transient simulations confirm the effectiveness of 
APS and ACC. The improvement in voltage under-
shoot and response time at light-to-heavy load step 
(100 mA to 500 mA), are 17 % and 59 %, respec-
tively, in boost mode and 40 % and 49 %, respec-
tively, in buck mode. Similar results are achieved 
at heavy-to-light load step for overshoot and re-
sponse time. 
Index Terms—DC-DC converter, buck-boost con-
verter, fast transient, adaptive pulse skipping, 
adaptive compensation capacitance. 
I. INTRODUCTION
Nowadays, there are lots of portable devices, such as 
mobile phones, notebooks, smartphones etc. and the 
number of them is still increasing. To have a competi-
tive device, it is necessary to provide efficient power 
management to ensure a long battery life time. There-
fore, DC-DC converters are used to power battery-
operated portable systems. These converters can pro-
vide a constant output voltage (e.g. 3 V). To be able to 
use the whole battery voltage (e.g. Li-Ion battery with 
a voltage from 2.7 V to 4.2 V), buck-boost converters 
get more and more interesting [1]-[4]. To realize three 
different operation modes, buck, boost and buck-
boost, the H-bridge topology of Fig. 1, consisting of 
switches MA to MD, is widely used in the design of 
buck-boost converters. 
Fig. 2 shows the current paths in the different 
modes. Path I and II are used in the buck mode and 
path III and IV are used in the boost mode. Besides, 
the signals of the duty cycle D and its complement D’
are shown with the inductor current IL. 
The challenge for buck-boost converters is to have a 
high-quality and stable power management. For ex-
ample if the supply voltage might get unstable due to 
load variations, it might cause abnormal operation or 
deteriorate the performance of the portable device. 
Therefore, a good transient response is a critical point 
of the design specifications. Also, it is necessary to 
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Fig. 1: Topology of the H-bridge buck-boost DC-DC converter. 
Fig. 2: Current paths and duty cycle in buck and boost mode. 
Fig. 3: Output voltage variations at load transition from light-to-
heavy and vice versa. 
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have a low voltage over-/undershoot at load varia-
tions, to improve the transient time. 
Fig. 3 shows the effect of a load transition from 
light-to-heavy load and vice versa. There exist several 
techniques to improve the transient time, but they are 
only either for buck or for boost converters [5]-[7]. In 
buck-boost converters, it is much more complex to 
achieve fast transient response because the converter 
can work in three different modes, buck, boost and 
buck-boost. For each operation mode, the system 
stability has to be ensured. That means in steady state, 
the output voltage has to be kept always at its regulat-
ed value. Further, if there is a load variation, either 
from light-to-heavy load or vice versa, the output 
voltage has to be brought back to its regulated value 
without causing oscillations. 
In [5] and [6], fast transient techniques for buck 
converters are presented. In these cases, fast transient 
is reached with an adaptive phase margin (APM) and 
an adaptive pole-zero position (APZP) technique. The 
compensation pole-zero pair can be dynamically 
moved towards high frequencies during transient peri-
od. After the output voltage is regulated to its steady-
state value, the compensation pole-zero pair is 
smoothly moved back to the steady-state position. 
Thus, the overshoot/undershoot voltage can be de-
creased. Besides, owing to the techniques, the com-
pensation zero is moved to nearly close to the position 
of the system pole to achieve the pole-zero compensa-
tion. 
In [7], a fast transient technique for boost converters 
is presented. This modified hysteretic current control 
(MHCC) provides the limits for the output voltage. 
These limits can be adjusted at load changes, to 
achieve fast transient. Further, the system is able to 
regulate the output of the error amplifier and provide a 
good phase margin in steady state. In addition, the 
compensation technique is also adaptively, with the 
result that the compensation poles and zeros can be 
adaptively adjusted in the load transient and steady-
state. 
In this paper, a current-mode buck-boost DC-DC 
converter with adaptive pulse skipping (APS) and 
adaptive compensation capacitance (ACC) is proposed 
to realize a fast transient response. In Section II, the 
structure of the proposed converter with the fast tran-
sient techniques is described. Section III shows the 
circuit implementation. Simulation results are present-
ed in Section IV and finally conclusions are made in 
Section V. 
II. PROPOSED BUCK-BOOST CONVERTER WITH FAST 
TRANSIENT TECHNIQUES APS AND ACC 
A. System Overview of the Proposed Converter 
Fig. 4 shows the proposed current mode buck-boost 
converter with the APS and the ACC (red box). The 
power stage contains four power switches, MA to MD, 
in an H-bridge structure. The feedback resistors, R1
and R2, are used to regulate Vout. In the feedback loop, 
a high-gain error amplifier, realized with a cascode 
high-gain transconductance operational amplifier 
(OTA) with a single-ended output, generates the error 
signal Vea. This signal is compared to a summation 
signal Vsum to realize the duty cycles for buck, VBU,
and boost, VBO, mode. Vsum is the sum of the current-
sensing signal Vs and the slope compensation signal 
Vslope. For the slope, the dynamic slope compensation 
is used to avoid sub-harmonic oscillation. This buck-
boost converter utilizes the dual-mode operation, 
where the peak current control (PCC) and the valley 
current control (VCC) are used for buck and boost 
mode, respectively. To ensure a smooth transition 
between the two modes, a master/slave control scheme 
is implemented. The master is the traditional mode 
detector, which compares Vout with Vin. If Vin < Vout, 
boost mode is required and if Vin > Vout, buck mode is 
needed. The slave circuit is used if Vin comes close to 
Vout. In that case the self-tuning pulse skipping (SPS) 
mechanism is applied. The clock generator provides 
the system clock Vclk with 1 MHz. The Zero-Current 
Detector (ZCD) is used to detect, whether the inductor 
current IL is negative. Dead time and driver circuits are 
implemented in order to control switches MA to MD, 
with the driving signals SMA to SMD.
Fig. 4: Structure of the proposed current-mode buck-boost DC-DC converter with APS and ACC. 
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B. Adaptive Pulse Skipping -APS 
According to Fig. 2, path I and path II are used in 
buck mode and path III and path IV are used in boost 
mode. Besides, the signals of the duty cycle D and its 
complement D’ are shown with the inductor current IL. 
Self-tuning pulse skipping (SPS) is utilized to extend 
the effective duty cycle. With the SPS, the duty cycle 
of the converter cannot be larger than 16.7 %. This 
value is large enough to ensure a smooth transition, 
when Vin comes close to Vout and not too large to un-
necessarily enlarge the inductor current and output 
voltage ripple. But this limit slows down the charging 
or discharging performance of the inductor. If it would 
be possible to change the duty cycle to higher values, 
it could be also possible to charge or discharge the 
inductor for a longer time. Thereby, the required 
charge in the inductor can be reached faster.  
To realize the adaptive duty cycle in case of load 
transition, the APS is used. To activate the APS a the 
feedback signal Vfb is compared to a higher and lower 
limit. If Vfb exceeds one of these limits the APS starts. 
Fig. 5 shows the difference with and without the APS. 
The main interest of the APS is to vary the duty cycle 
and its complement, since they control the charge and 
discharge pulse of the inductor by varying the skip-
ping number of the pulses. Fig. 5 shows that the wave-
form with APS can reach the required inductor current 
level faster than the waveform without the APS. The 
reason is that with the APS, the controller is able to 
remain the system for a longer time in the charge or 
discharge path. 
Further, ȦRHP is dependent of D’ in boost mode (1), 
2( ')
 with outLRHP L
out
vD R R
L i
ω = =  (1) 
which means, with varying the complement of the 
duty cycle, the ȦRHP can be affected. Higher values of 
ȦRHP make the system slower and more stable and 
lower values make the system faster and improve the 
transient response. In buck mode, the ȦRHP does not 
occur. 
First, there is the load jump from light-to-heavy in 
boost mode. The pre-defined value of the SPS mecha-
nism is 90 %. With this duty cycle, the system can 
only remain in the charging path (path III) for 10 % of 
a period Ts. Hence, the controller is not able to vary 
the duty cycle to remain longer in path III and to reach 
a higher inductor current level faster. When there is 
the load change, the voltage at the output Vout drops 
down and a voltage controlled current source (VCCS) 
detects the variation. In that case the SPS signal VSPS
changes the effective duty cycle to a value of 60 %. 
Therefore, the SPS mechanism is able to skip more 
discharging phases and the inductor can be charged 
for a longer time. Consequently, more current is stored 
into the inductor through path III. The result is a lower 
undershoot voltage because ȦRHP is brought to lower 
frequencies and the system is faster. Further, it is 
possible to reach the required energy level in the in-
ductor faster. Second, if there is a load change from 
heavy-to-light load, the SPS signal also sets the duty 
cycle to a value of 60 %. In that case, the skipping 
number is also higher, so the charging phase of the 
inductor is skipped and the energy in the inductor is 
brought to the output. Hence, it is possible to use the 
energy in the inductor first, before recharging it again. 
But however, in total D’ is shorter and ȦRHP is also at 
low frequencies. The result is a lower overshoot, be-
cause the system is fast again. Similarly, there is the 
load jump from light-to-heavy and heavy-to-light in 
buck mode. 
C. Adaptive Compensation Capacitance - ACC 
Current mode regulation is used to get a better line 
rejection and on-chip system compensation. There-
fore, the system compensation is a proportional inte-
gral (PI) compensator. This PI compensator has a 
pole-zero pair, where the Ȧzc1 is used to cancel the 
load-dependent system pole Ȧp1 located at the output. 
However, Ȧzc1 affects the performance of the current 
mode buck-boost converter at different load condi-
tions. The fixed compensation pole-zero pair of the PI 
compensator can only ensure the system stability but 
not a good transient response. Therefore, an adaptive 
compensation is proposed. This requires to analyze the 
relevant transfer functions of the converter. The con-
trol-to-output transfer function (2) of the current mode 
buck-boost converter has a real pole Ȧp1, located at the 
output of the regulator. 
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The pole Ȧp1, where Co is the output filter capacitor 
and R is the load resistance (3), is proportional to the 
load current Iload. D’ is the complement of the duty 
cycle. Ri is the current sensing gain and RESR is the 
equivalent series resistance of Co. The control-to-
output function contains two zeros. One is the right-
half-plane zero Ȧz(RHP), and the other one is Ȧz(ESR). 
Fig. 5: Effect of the APS on the inductor current. 
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The zero Ȧz(RHP) is the critical parameter in boost op-
eration and it is dependent on the load. The zero 
Ȧz(ESR) comes from the output capacitor Co and it is at 
high frequencies, which makes it easier to handle than 
the Ȧz(RHP). The transfer function of the PI compensa-
tor is 
1
1
1
( )
1 ( )
C Z
C m o
C z o
sKC R
G s g R
sKC R R
+
= −
+ +
 (4) 
1 1 1
1
1 1, ,pc zc C C
C o C z
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ω ω= = =  (5) 
Rz1 and CC1, are the on-chip compensation resistor and 
capacitor, respectively. Ro is the output resistance of 
the error amplifier and its value is much higher than 
that of Rz1, hence the simplification in (5). Gm is the 
transconductance of the error amplifier and K is the 
multiplication factor of the on-chip capacitor. The 
current generated by the error amplifier can be redi-
rected to charge/discharge the on-chip capacitor CC1. 
Further, the fast transient mechanism can be realized in 
case of a load current change [8]. In (4) and (5), the 
capacitance, which has to be adaptive, can be found. 
By varying the value of CC1, a good performance can 
be implemented. Further, a large system bandwidth 
and an adequate PM are realized at any load condition. 
The frequency response can be described in case of a 
load change with (2), (4) and Fig. 6. When the load 
current changes from light-to-heavy load, the output 
pole Ȧp1 moves from lower to higher frequencies. This 
happens because Ȧp1 is inversely dependent on the 
load resistance. The RHP zero, Ȧz(RHP), is also depend-
ent on the load resistance. With a lower value of the 
load resistance, Ȧz(RHP) is also at lower frequencies. 
With the first step of the fast transient mechanism the 
pole-zero pair Ȧpc1 and Ȧzc1 are moved far away from 
their initial state towards higher frequencies by adjust-
ing the value of the adaptive capacitance CC1. This 
value is brought, for example, from 400 pF to 4 pF. As 
a result the unity gain frequency Ȧc is also at higher 
frequencies and the phase margin PM is deteriorated. 
Thus the system might get unstable, but it improves 
the transient response because of the small equivalent 
compensation capacitance and large system band-
width. To get the system stable again, the second step 
of the fast transient mechanism gets initiated. In the 
second step, the pole-zero pair is pulled back to their 
initial state, by increasing the value of the adaptive 
capacitance again, so that the Ȧc is decreased. Further, 
the PM is improved again to get the system stable. 
After the second step is over, the pole-zero pair is 
brought back to their initial position by setting the 
value of the adaptive capacitance back to the steady-
state value. The pole Ȧpc2 and the zero Ȧz(ESR), are not 
dependent on the load resistance or the adaptive ca-
pacitance. Therefore, their position remains always at 
the same point. The mechanism is similar for the 
change from heavy-to-light load. 
III. CIRCUIT IMPLEMENTATION
For the Adaptive Pulse Skipping (APS) it is neces-
sary to detect the voltage undershoot/overshoot if 
there is an output load change. Therefore, a voltage 
controlled current source (VCCS) circuit is used as 
shown in Fig. 7. This circuit can be used as a suitable 
differentiator to improve the sensing accuracy and the 
transient response time. The on-chip capacitor Cd can 
be kept small because of the current mirror ration k. 
The output voltage VVCCS of the VCCS is the differen-
tiated value of Vfb and it is used to detect the overshoot 
or undershoot. With this information, a signal for the 
SPS mechanism can be provided to realize the right 
SPS value VSPS. At the beginning, Vfb is in steady state. 
If there is a load change, Vfb starts to fall or rise. The 
VCCS detects the change in the Vfb signal and the 
signal VVCCS falls or rises, too. The slope of the VVCCS
depends on the change of the Vfb. The larger the 
change in Vfb, the larger the slope of the VVCCS. The 
VVCCS signal is compared to a lower Vlow and a higher 
Vhigh limit. If it exceeds one of the limits, the VAPS
signal is set to high. When VAPS is set high, the SPS 
value is set to a different value, to allow the controller 
to skip more charging or discharging phases. The 
value is set to an effective duty cycle of 60 %.  
The adaptive compensation capacitance is used to 
multiply the small on-chip capacitor CC, Fig. 8. Two 
modes are possible, first, to multiply the capacitor to 
an adequate value for system stability in steady state 
and second, to adjust it to a small value to realize a 
fast transient response [8].  
Fig. 6: Compensation poles and zeros with the ACC mecha-
nism and a load change from light-to-heavy and heavy-to-light. 
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In normal operation, the system is in Steady State. In 
that case, switches S1 and S2 are off (T1 and T2 are on), 
so that the current cannot flow through the small on-
chip capacitor CC. The current is flowing to the output 
of the voltage follower, which keeps its input voltage 
and output voltage at the same level. It is achieved 
that the small on-chip capacitor is multiplied to an 
adequate value to stabilize the system. In Steady State, 
the on-chip capacitor is equivalent to an off-chip ca-
pacitor, with a larger fixed value. If there is a load 
change, the fast transient technique gets started and S1
and S2 are switched on and T1 and T2 are switched off. 
This state is called the Transient 1. Now, it is possible 
to redirect the current to the output capacitor CC of the 
error amplifier, what allows a fast discharge or charge 
of it. Therefore, the value of the equivalent capaci-
tance is decreased to speed up the transient response. 
Though, a large current can cause oscillation. There-
fore, the Transient 1 has to have an adequate duration 
and the current, which is directed to CC has to be de-
creased. Simulations showed that a time of 5 μs to 8 
μs is enough to get a good transient response without 
causing oscillations.  
After Transient 1 is over, the mechanism goes into 
Transient 2. In that step, switches S2 and T1 are on and 
S1 and T2 are switched off. This results in a lower 
current, which is directed into the small on-chip ca-
pacitor. Thereby, CC cannot be discharged or charged 
as fast as in Transient 1. This is done, in order to in-
crease the PM and to stabilize the system again, by 
pulling the compensation zero Ȧzc1 back to its origin 
state. After Vout is brought back to its regulated value, 
Transient 2 is over and S1 and S2 are off and T1 and T2
are on again. Now, the system is in Steady State and 
the equivalent capacitor is at its amplified value. 
IV. SIMULATION RESULTS
The proposed fast transient concepts were imple-
mented in a 250 nm CMOS technology for an output 
voltage of 3 V and a load range of 10 mA to 900 mA 
at 2.7-4.5 V input. The switching frequency is 1 MHz, 
the inductor value 2.2 μH and the output capacitor 
20 μF with 30 mΩ ESR.  
Fig. 9 shows the simulation results at an input volt-
age variation from 4.5 V to 2.7 V with an increment of 
Fig. 7: Schematic of the VCCS. 
Fig. 8: Compensation Capacitance Multiplier. 
Fig. 9: Input voltage variation from 4.5 V to 2.7 V with an incre-
ment of 300 mV @ Iload = 100 mA. 
Fig. 10: Load transient (boost), 100 mA to 500 mA and vice versa. 
Fig. 11: Load transient (buck), 100 mA to 500 mA and vice versa.
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Table 1: Comparison of the performance of th
without the fast transient techniques 
100mA – 500mA
ǻVout
in mV
Respon-
se time
Boost FT 200 54 μsno FT 240 131 μs
Buck FT 120 94 μsno FT 200 185 μs
Buck-
Boost
FT 180 56 μs
no FT 200 155 μs
300 mV. Fig. 10 and Fig. 11 sho
results at a load transient from 100 m
vice versa in boost and buck mode, r
1 shows the comparison of the perfo
without the new fast techniques in
buck-boost DC-DC converter. In 
improvements, in the voltage unde
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are 40 % and 49.2 % and in buck-b
and 63.9 %, respectively. The imp
voltage overshoot and the response
to-light load are, in boost mode, 51.9
buck mode, 13.6 % and 68.5 % a
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of the converter is at 60 % at light 
91 to 95 % at heavy load (50-900 m
the efficiency suffers from the switc
power switches MA to MD. Obviou
fast transient mechanism shows bett
V. CONCLUSIONS
A fast transient current mode bu
converter with a good power manag
transient performance is presented 
supply voltage for portable devices. 
in a buck-boost converter are the st
stant output voltage. Therefore, th
skipping APS and the adaptive com
tance ACC are proposed as a new fa
anism. Not only the transient resp
but also the overshoot/undershoot
Further, the system stability can b
ACC, due to its adjustable value. 
demonstrated the potential of the f
niques. With the presented fast tran
buck-boost DC-DC converter, a so
cient power management was foun
possible to lower the risk of deter
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